

# **HHW Corp. Flash Media Products**



Issue Date: December 22, 2017

Revision: 1.0

## **Revision History**

Rev. No.	History	Issue Date	Remarks
1.0	Initial Release	June 30, 2017	Preliminary

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

HHW Corporations disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.

\*Third-party brands, names, and trademarks are the property of their respective owners.



# Datasheet Secure Digital Card

#### PRODUCT DESCRIPTION

SD Memory card (Secure Digital Memory Card) is a memory card that is specifically designed to meet the security, capacity, performance and environment requirements. The SD Memory Card will include a copyright protection mechanism that complies with the security of the SDMI standard and will be faster and capable for higher memory capacity. The SD Memory Card communication is based on an advanced 9-pin interface (Clock, Command, 4x Data and 3x Power lines) designed to operate in at maximum operating frequency of 50 MHz and low voltage range.

HHW's SD33 SD memory card is designed with industry leading edge micro controllers and SLC/MLC flash to achieve high level performance, reliability and endurance. SD33 SD memory card is optimized for OEM applications where device life is the top priority.

#### **FEATURES**

- Compliance:
  - SD specification version 2.0 and 3.0 (UHS-I), and eSD 2.1
- Operating voltage range
  - 2.7-3.6 V
- Variable clock Frequency
  - 0-25MHz Default Speed Timing
  - 0-50MHz High Speed Timing
- Support
- CPRM and ASSD 2.0 or Mc-EX can be supported
- SD (x1 and x4) and SPI mode
- Write protection using mechanical switch
- Support SD command class:
  - All SD Speed Classes Possible
- Performance:
  - Read (max): 95MB/s
  - Write (max): 90MB/s
- Available Storage Capacities:
  - 128MB~256GB
- High reliability and long life

Internal ECC (Error Correcting Code) results in high data reliability

- Advanced wear leveling algorithm
- AES encryption engine 128 and 256-Bit, ECB, CBC, and XTS modes supported
- Temperature Range: -40 °C to +85 °C (W-Temp); 0 °C to 70 °C (Temp)
- RoHS Compliant



## **Table of Contents:**


НΗ	W CORP. FLASH MEDIA PRODUCTS	1
COI	NTENTS:	3
1	GENERAL DESCRIPTION	4
2	PRODUCT SPECIFICATION	5
2.1	Electrical Interface	5
2.2	Environmental and Reliability Characteristics	7
2.3	Data Transfer Rate	7
2.4	Power Cycling Test	8
3	ELECTRICAL SPECIFICATION	9
3.1	Absolute Maximum Ratings	9
3.2	Recommended Operating Conditions	9
3.3	DC Characteristics	9
3.4	AC Characteristics	10
4	PHYSICAL DIMENSIONS	12
4.1	Package Dimensions	12
	* This is the second of the se	



## 1 General Description

The HHW Corporation SD memory card contains a Hyperstone designed Flash controller, programmable firmware and flash memory module(s). The proprietary space manager architecture in the controller maximizes read/write data rate performance to and from the host and flash memory, eliminating firmware delays during sector read and write operations. The Hyperstone Flash controller, combined with tailored firmware, which ensures complete compatibility with a wide range of operating systems.

Figure 1-1: Block Diagram



杭州瀚海徵科技有限司 4



## 2 PRODUCT SPECIFICATION

## 2.1 Electrical Interface

Table 2-1a: SD mode pin assignment and description

Pin No.	Signal	Signal Types	Description				
1	CD/DAT3	Signal	Card Detect/ Data Line [bit 3]				
2	CMD	Signal	Command/Response				
3	VSS1	Ground	Ground				
4	VDD	Power	Supply voltage				
5	CLK	Signal	Clock				
6	VSS2	Ground	Ground				
7	DAT0	Signal	Data Line [bit 0]				
8	DAT1	Signal	Data Line [bit 1]				
9	DAT2	Signal	Data Line [bit 2]				



Table 2-1b: SPI mode pin assignment and description

KITH-IEBIKATION

Pin No.	Signal	Signal Types	Description
1	CS	Signal	Chip Select (neg. true)
2	DI	Signal	Data in
3	VSS1	Ground	Ground
4	VDD	Power	Supply voltage
5	SCLK	Signal	Clock
6	VSS2	Ground	Ground
7	D0	Signal	I/O
8	Reserved		
9	Reserved		

#### Note:

- 1) The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET\_BUS\_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode, as well, while they are not used.
- 2) At power up this line has a 50Kohm pull up enabled in the card. This resistor serves two functions Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user, during regular data transfer, with SET\_CLR\_CARD\_DETECT (ACMD42) command



## 2.2 Environmental and Reliability Characteristics

**Table 2-2: Environmental and Reliability Characteristics** 

no = = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1				
Shock	1,500 G max. (operating/non-operating)			
Vibration	20 G peak to peak max. (operating/non-operating)			
Acoustic Noise	0 dB			
Humidity	95%			
Altitude	80,000 ft max.			
Data Retention	10 years			
Endurance	>2,000,000 Program Erase Cycles			
MTBF	3,000,000 power-on hours			
Data Reliability	1 in 10 <sup>14</sup> bits, read			

## 2.3 Data Transfer Rate

**Table 2-3: Data Transfer Rate** 

Data Reliability	1 in 10 <sup>14</sup> bits, read
	XX KING COM
a Transfer Rate	AEX C
2-3: Data Transfer Rate	N. M. Miller
Speed Rate	Sequential Read Speed (Max)
650X	95 MB/S
Speed Rate	Sequential Write Speed (Max)
615X	90 MB/s

Note: where X denotes a write performance of 150Kbytes per second.



#### 2.4 POWER CYCLYING TEST

HHW's power cycling test simulates device stability against data loss/corruption under unstable power supply conditions. The Power Cycling Test contains (3) main test items (In Order):

#### Dynamic Read/Write Test

- Write sector-by-sector to Sec X (randomly picked)
- Power off in the middle of writing
- o 10s later, power on device
- Verify 1024 sectors prior to (Sec X 128) sectors

#### Protection for Static Area Test

- Write 100 sectors to (5) pre-defined locations
- Power off in the middle of writing after completed
- 10s later, power on device
- Verify data sectors are maintained

#### > Pattern Test

- Combination of Dynamic and Protection Test
- Tested with additional test patterns

Each test is performed for 3,500 cycles.



## 3 ELECTRICAL SPECIFICATION

## 3.1 Absolute Maximum Ratings

Table 3-1: Absolute Max. Ratings

Parameters	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-55	+95	°C
Input Power	Vdd	3.0	3.6	V
Voltage on any pin except Vcc with respect to GND	V	0.5	Vcc+0.5	V
Input Current	I	2	80	mA

**NOTE**: Stress above those listed under Absolute Maximum Ratings may cause permanent DANage to the device. This is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 3.2 Recommended Operating Conditions

**Table 3-2: Operating Conditions** 

Parameters	Symbol	Min	Max	Unit	<b>Test Condition</b>
Operating Temperature	Та	-40	+85	°C	Industrial Temp
Supply Voltage	Vdd	2.7	3.6	V	

#### 3.3 DC Characteristics


**Table 3-3: DC Characteristics** 

Parameters	Symbol	Min	Max	Unit	<b>Test Condition</b>
Supply Voltage	Vdd	2.7	3.6	٧	
Operating Current	Icc		80	mA	
Suspend Current	Isc	100	1000	uA	
Input LOW Voltage	VIL	Vss-0.3	0.25*Vdd	<b>V</b>	
Input HIGH Voltage	VIH	0.625*Vdd	Vdd+0.3	٧	
Output LOW Voltage	Vol		0.125*Vdd	٧	IoL=100uA Vdd min
Output HIGH Voltage	Voн	0.75*Vdd		V	Iон=-100uA Vdd min



## 3.4 AC Characteristics

Figure 3-4a: Timing diagram (default mode)



Shaded areas are not valid

Table 3-4a: AC Characteristics (Default mode)

-244/4 -						
Parameter	Symbol	Min	Max	Unit	Remark	
Clock CLK (All values are referred to min (VIH) and max (VIL)						
Clock frequency data transfer mode	fPP	0	25	MHz	Ccard <= 10pf (1 card)	
Clock frequency identification mode	fOD	01/100	400	kHz	Ccard <= 10pf (1 card)	
Clock low time	tWL	10		ns	Ccard <= 10pf (1 card)	
Clock high time	tWH	10		ns	Ccard <= 10pf (1 card)	
Clock rise time	tTLH		10	ns	Ccard <= 10pf (1 card)	
Clock fall time	tTHL		10	ns	Ccard <= 10pf (1 card)	
In	outs CMD,DAT	(referenced	to CLK)			
Input set-up time	tISU	5		ns	Ccard <= 10pf (1 card)	
Input hold time	tIH	5		ns	Ccard <= 10pf (1 card)	
Outputs CMD,DAT (referenced to CLK)						
Output delay time during data transfer mode	tODLY	0	14	ns	C <sub>L</sub> <= 40pf (1 card)	
Output delay time during identification mode	tODLY	0	50	ns	$C_L \le 40 pf (1 card)$	

**Note:** 1) 0Hz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required






Figure 3-4b: Timing diagram (high-speed mode)

Table 3-4b: AC Characteristics (high-speed mode)

Shaded areas are not valid

Parameter	Symbol	Min	Max	Unit	Remark	
Clock CLK (All values are referred to min (VIH) and max (VIL)						
Clock frequency data transfer mode	fPP	0	50	MHz	Ccard <= 10pf (1 card)	
Clock low time	tWL	7		ns	Ccard <= 10pf (1 card)	
Clock high time	tWH	7		ns	Ccard <= 10pf (1 card)	
Clock rise time	tTLH		3	ns	Ccard <= 10pf (1 card)	
Clock fall time	tTHL		3	ns	Ccard <= 10pf (1 card)	
Inp	outs CMD,DAT	(referenced	to CLK)			
Input set-up time	tISU	6		ns	Ccard <= 10pf (1 card)	
Input hold time	tIH	2		ns	Ccard <= 10pf (1 card)	
Out	puts CMD,DA	Γ (referenced	to CLK)			
Output delay time during data transfer mode	tODLY		14	ns	C <sub>L</sub> <= 40pf (1 card)	
Output hold time	tOH	2.5	50	ns	$C_L >= 15pf (1 card)$	
Total system capacitance for each line <sup>1</sup>	CL		40	pf	1 card	

Note: 1) In order to satisfy severe timing, host shall drive only one card



## 4 PHYSICAL DIMENSIONS

**Table 4-1: Physical Dimensions** 

Length	32.0mm (+/- 0.1mm)		
Width	24.0mm (+/- 0.1mm)		
Thickness	2.1mm (+/- 0.15mm)		

## 4.1 Package Dimensions




Figure 4-1a: SD card dimension






Figure 4-1b: SD card dimension



## **5 Part Number and Ordering Information**

#### 1. Part Number List

	SD Card( SLC)	
Capacity	Normal-Temperature	Wide-temperature
128MB		HHW128MSDS-33
256MB		HHW256MSDS-33
512MB		HHW512MSDS-33
1GB		HHW1GSDS-33
2GB		HHW2GSDS-33
4GB		HHW4GSDS-33
8GB		HHW8GSDS-33
16GB		HHW16GSDS-33
32GB		~ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
64GB		

SD Card( MLC)		
Capacity	Normal-Temperature	Wide-temperature
Capacity	THE WAY	
4GB		HHW4GSDM-33
8GB	E-123	HHW8GSDM-33
16GB	-88	HHW16GSDM-33
32GB	177/14 01/14	HHW32GSDM-33
64GB	× IIII Vo	HHW64GSDM-33
128GB	Klo III :	HHW128GSDM-33
256GB	"INA	HHW256GSDM-33

SD Card( aSLC)			
Capacity	Normal-Temperature	Wide-temperature	
1GB		HHW1GSDA-D1	
2GB		HHW2GSDA-33	
4GB		HHW4GSDA-33	
8GB		HHW8GSDA-33	
16GB		HHW16GSDA-33	
32GB		HHW32GSDA-33	
64GB		HHW64GSDA-33	
128GB		HHW128GSDA-33	



